this is neato, cookie for IB -
Code:
Code Name Thoroughbred
Specification AMD Athlon(tm) XP 2400+
Family / Model / Stepping 6 8 1
Extended Family / Model 7 8
Technology 0.13 µ
Supported Instructions Sets MMX, Extended MMX, 3DNow!, Extended 3DNow!, SSE
CPU Clock Speed 1997.0 MHz
Clock multiplier x 15.0
Front Side Bus Frequency 133.1 MHz
Bus Speed 266.3 MHz
L1 Data Cache 64 KBytes, 2-way set associative, 64 Bytes line size
L1 Instruction Cache 64 KBytes, 2-way set associative, 64 Bytes line size
L2 Cache 256 KBytes, 16-way set associative, 64 Bytes line size
L2 Speed 1997.0 MHz (Full)
L2 Location On Chip
L2 Data Prefetch Logic yes
L2 Bus Width 64 bits
Code:
Code Name Thoroughbred
Specification AMD Athlon(tm) XP 2600+
Family / Model / Stepping 6 8 1
Extended Family / Model 7 8
Technology 0.13 µ
Supported Instructions Sets MMX, Extended MMX, 3DNow!, Extended 3DNow!, SSE
CPU Clock Speed 2130.2 MHz
Clock multiplier x 16.0
Front Side Bus Frequency 133.1 MHz
Bus Speed 266.3 MHz
L1 Data Cache 64 KBytes, 2-way set associative, 64 Bytes line size
L1 Instruction Cache 64 KBytes, 2-way set associative, 64 Bytes line size
L2 Cache 256 KBytes, 16-way set associative, 64 Bytes line size
L2 Speed 2130.2 MHz (Full)
L2 Location On Chip
L2 Data Prefetch Logic yes
L2 Bus Width 64 bits
Code:
Code Name Coppermine
Specification Intel Celeron 600MHz
Family / Model / Stepping 6 8 3
Extended Family / Model 0 0
Brand ID 1
Technology 0.18 µ
Supported Instructions Sets MMX, SSE
CPU Clock Speed 598.0 MHz
Clock multiplier x 9.0
Front Side Bus Frequency 66.4 MHz
Bus Speed 66.4 MHz
L1 Data Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L1 Instruction Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L2 Cache 128 KBytes, 4-way set associative, 32 Bytes line size
L2 Latency 1
L2 Speed 598.0 MHz (Full)
L2 Location On Chip
L2 ECC Check enabled
L2 Data Prefetch Logic no
L2 Bus Width 256 bits
Code:
Code Name Coppermine-T
Specification Intel Celeron 1100MHz
Family / Model / Stepping 6 8 A
Extended Family / Model 0 0
Brand ID 1
Technology 0.18 µ
Supported Instructions Sets MMX, SSE
CPU Clock Speed 1097.9 MHz
Clock multiplier x 11.0
Front Side Bus Frequency 99.8 MHz
Bus Speed 99.8 MHz
L1 Data Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L1 Instruction Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L2 Cache 128 KBytes, 4-way set associative, 32 Bytes line size
L2 Latency 2
L2 Speed 1097.9 MHz (Full)
L2 Location On Chip
L2 ECC Check enabled
L2 Data Prefetch Logic no
L2 Bus Width 256 bits
Code:
Code Name Willamette
Specification Intel(R) Celeron(R) CPU 1.70GHz
Family / Model / Stepping F 1 3
Extended Family / Model 0 0
Brand ID 10
Technology 0.18 µ
Supported Instructions Sets MMX, SSE, SSE2
CPU Clock Speed 1695.0 MHz
Clock multiplier x 17.0
Front Side Bus Frequency 99.7 MHz
Bus Speed 398.8 MHz
L1 Data Cache 8 KBytes, 4-way set associative, 64 Bytes line size
L1 Trace Cache 12 Kµops, 8-way set associative
L2 Cache 128 KBytes, 4-way set associative, 64 Bytes line size
L2 Speed 1695.0 MHz (Full)
L2 Location On Chip
L2 Data Prefetch Logic yes
L2 Bus Width 256 bits
Code:
Code Name Katmaļ
Specification Intel Pentium III 450MHz
Family / Model / Stepping 6 7 3
Extended Family / Model 0 0
Technology 0.25 µ
Supported Instructions Sets MMX, SSE
CPU Clock Speed 448.7 MHz
Clock multiplier x 4.5
Front Side Bus Frequency 99.7 MHz
Bus Speed 99.7 MHz
L1 Data Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L1 Instruction Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L2 Cache 512 KBytes, 4-way set associative, 32 Bytes line size
L2 Latency 8
L2 Speed 224.3 MHz (1/2)
L2 Location On Cartridge
L2 ECC Check enabled
L2 Data Prefetch Logic no
L2 Bus Width 64 bits
Code:
Code Name Tualatin
Specification Intel(R) Pentium(R) III CPU family 1266MHz
Family / Model / Stepping 6 B 1
Extended Family / Model 0 0
Brand ID 4
Technology 0.13 µ
Supported Instructions Sets MMX, SSE
CPU Clock Speed 1263.4 MHz
Clock multiplier x 9.5
Front Side Bus Frequency 133.0 MHz
Bus Speed 133.0 MHz
L1 Data Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L1 Instruction Cache 16 KBytes, 4-way set associative, 32 Bytes line size
L2 Cache 512 KBytes, 8-way set associative, 32 Bytes line size
L2 Latency 0
L2 Speed 1263.4 MHz (Full)
L2 Location On Chip
L2 ECC Check enabled
L2 Data Prefetch Logic yes
L2 Bus Width 256 bits